Files
aqhomecontrol/avr/include/m3290def.inc
Martin Preuss 112e15e41b Initial import.
2023-01-16 23:12:09 +01:00

1443 lines
47 KiB
PHP
Executable File

<
;***** THIS IS A MACHINE GENERATED FILE - DO NOT EDIT ********************
;***** Created: 2011-02-09 12:03 ******* Source: ATmega3290.xml **********
;*************************************************************************
;* A P P L I C A T I O N N O T E F O R T H E A V R F A M I L Y
;*
;* Number : AVR000
;* File Name : "m3290def.inc"
;* Title : Register/Bit Definitions for the ATmega3290
;* Date : 2011-02-09
;* Version : 2.35
;* Support E-mail : avr@atmel.com
;* Target MCU : ATmega3290
;*
;* DESCRIPTION
;* When including this file in the assembly program file, all I/O register
;* names and I/O register bit names appearing in the data book can be used.
;* In addition, the six registers forming the three data pointers X, Y and
;* Z have been assigned names XL - ZH. Highest RAM address for Internal
;* SRAM is also defined
;*
;* The Register names are represented by their hexadecimal address.
;*
;* The Register Bit names are represented by their bit number (0-7).
;*
;* Please observe the difference in using the bit names with instructions
;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
;* (skip if bit in register set/cleared). The following example illustrates
;* this:
;*
;* in r16,PORTB ;read PORTB latch
;* sbr r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
;* out PORTB,r16 ;output to PORTB
;*
;* in r16,TIFR ;read the Timer Interrupt Flag Register
;* sbrc r16,TOV0 ;test the overflow flag (use bit#)
;* rjmp TOV0_is_set ;jump if set
;* ... ;otherwise do something else
;*************************************************************************
#ifndef _M3290DEF_INC_
#define _M3290DEF_INC_
#pragma partinc 0
; ***** SPECIFY DEVICE ***************************************************
.device ATmega3290
#pragma AVRPART ADMIN PART_NAME ATmega3290
.equ SIGNATURE_000 = 0x1e
.equ SIGNATURE_001 = 0x95
.equ SIGNATURE_002 = 0x04
#pragma AVRPART CORE CORE_VERSION V2E
; ***** I/O REGISTER DEFINITIONS *****************************************
; NOTE:
; Definitions marked "MEMORY MAPPED"are extended I/O ports
; and cannot be used with IN/OUT instructions
.equ LCDDR19 = 0xff ; MEMORY MAPPED
.equ LCDDR18 = 0xfe ; MEMORY MAPPED
.equ LCDDR17 = 0xfd ; MEMORY MAPPED
.equ LCDDR16 = 0xfc ; MEMORY MAPPED
.equ LCDDR15 = 0xfb ; MEMORY MAPPED
.equ LCDDR14 = 0xfa ; MEMORY MAPPED
.equ LCDDR13 = 0xf9 ; MEMORY MAPPED
.equ LCDDR12 = 0xf8 ; MEMORY MAPPED
.equ LCDDR11 = 0xf7 ; MEMORY MAPPED
.equ LCDDR10 = 0xf6 ; MEMORY MAPPED
.equ LCDDR9 = 0xf5 ; MEMORY MAPPED
.equ LCDDR8 = 0xf4 ; MEMORY MAPPED
.equ LCDDR7 = 0xf3 ; MEMORY MAPPED
.equ LCDDR6 = 0xf2 ; MEMORY MAPPED
.equ LCDDR5 = 0xf1 ; MEMORY MAPPED
.equ LCDDR4 = 0xf0 ; MEMORY MAPPED
.equ LCDDR3 = 0xef ; MEMORY MAPPED